

# Germanium Grains Location Control using $\mu$ -Czochralski Process

Alessandro Baiano, Ryoichi Ishihara, Johan van der Cingel, and Kees Beenakker

**Abstract**—2D location control of germanium (Ge) grains at different process temperatures is obtained using the  $\mu$ -Czochralski technology. Single Ge grains can reach diameter of 5 or even 8  $\mu\text{m}$  at sputtering temperatures of 100 or 550  $^\circ\text{C}$ , respectively. Crystalline structure of single Ge grain is confirmed by electron backscattering diffraction.

**Index Terms**—Germanium grains, 2D location control,  $\mu$ -Czochralski process, low-temperature process.

## I. INTRODUCTION

THE downscaling of complementary metal-oxide semiconductor (CMOS) transistors below the 65 nm node requires new material with higher carriers mobility to replace silicon for the channel. If this technology would also be at low-temperature process, new application could be thought such as ultra wide band wireless applications on a glass or flexible substrate [1]. Germanium is a promising candidate for this because of high mobility. However, poly-Ge TFTs result in a lower mobility [2] and high leakage current, because of random grain boundaries and narrow bandgap. We believe that those problems could be solved if the transistor can be made in high quality Ge grain. Hence, 2D location control of Ge grains and single grain Ge TFTs are important objectives for high performance and low-temperature applications. Single grain Si TFTs [3] with location control of Si grains by the  $\mu$ -Czochralski process [4] have successfully achieved SOI-like performance due to the high quality of the silicon channel, because CSL boundaries inside the channel do not affect carriers mobilities, as shown in the ref. [5]. In this paper, we investigate 2D location control of Ge grains at different process temperatures using the  $\mu$ -Czochralski technology [3] and the crystalline quality of such grains.

## II. FABRICATION

The germanium grains are obtained as follows: firstly, 1  $\mu\text{m}$  diameter holes are formed in oxide and 840 nm thick  $\text{SiO}_2$  layer is then deposited by TEOS-PECVD at a substrate temperature of 350  $^\circ\text{C}$  in order to reduce the hole diameter to approximately 100 nm. An etch-back of the  $\text{SiO}_2$  is needed to make slope of sidewall gentle for the following sputtering deposition of 250 nm thick a-Ge film at 100  $^\circ\text{C}$ , 400  $^\circ\text{C}$ , and 550  $^\circ\text{C}$ . Afterwards, a single 20 ns long pulse of XeCl (308nm) excimer laser irradiates the Ge surface with energy densities ranging from 200 up to 800  $\text{mJ}/\text{cm}^2$ . Fig. 1 shows

A. Baiano, R. Ishihara, J.v.d. Cingel, and K. Beenakker are with the Delft Institute of Microsystems and Nanoelectronics (DIMES) of Delft University of Technology, Feldmannweg 14, 2628 CT, the Netherlands, e-mail: a.baiano@tudelft.nl




Fig. 1. Schematic diagram of germanium grain location control by the  $\mu$ -Czochralski process




Fig. 2. SEM image of germanium grain location control by the  $\mu$ -Czochralski process

the schematic diagram of the single Ge grain process. Fig. 2 shows the SEM image of location controlled of Ge grains after island patterning.

## III. RESULTS AND DISCUSSION

From the energy dispersive x-ray (EDX) spectroscopy (fig. 3), which diagnoses and counts amount of atoms present into the layer, it is possible to confirm that both sputtered and crystallized Ge is pure. We could not detect presence of Ar atoms due to the sputtering process. Very small amount of silicon and oxygen are detected into the layer. However, the detection of these atoms is due to the  $\text{SiO}_2$  underneath the Ge layer. Indeed, making a series of measurements at different beams, the silicon and oxygen peaks decrease. Hence, the




Fig. 3. Energy dispersive x-ray (EDX) spectroscopy of the single Ge grains layer after laser crystallization




Fig. 4. Microphotograph of single Ge grains sputtered at 550°C and crystallized at 700 mJ/cm². Four matrices of single Ge grains are shown. The distances of grain filters are 8, 7, 6, and 5 μm from top to the bottom matrices. This test structure makes easy the calculation of the grain diameter.

SiO<sub>2</sub> layer is not mixed up into the Ge layer. It is found out that Ge grains having a diameter up to 8 μm are successfully positioned on the grain filters as shown in the microphotograph shown in fig. 4. The location control of Ge grains is achieved by lower energy density range than that of the Si, as shown in fig. 5. This is consistent with lower melting temperature of the Ge than that of the Si. Furthermore, the increase of grain size versus laser energy density is more rapid than the one of the Si. That leads a smaller process window (550 - 725 mJ/cm<sup>2</sup>) for the Ge crystallization than that of the Si (1200 - 1600 mJ/cm<sup>2</sup>). For laser energy density higher than 725 mJ/cm<sup>2</sup>, it is found out that first, many small grains (approximately 3 μm) are grown on random positions, as shown in fig 6, and then the ablation of the layer appears.

It is also investigated the effect of Ge sputtering temperature on crystallization. Decreasing the sputtered Ge temperature, the laser energy density needed for its crystallization decreases, as shown in fig. 7. At 400 °C, the process window is slightly smaller (450 - 600 mJ/cm<sup>2</sup>) than that of 550 °C and the grain size can reach 7 μm at most. At 100 °C, the process window is the smallest (450 - 550 mJ/cm<sup>2</sup>) and the maximum




Fig. 5. Grain size of location-controlled sputtered Ge at 550 °C and LPCVD Si at 545 °C versus laser energy




Fig. 6. Microphotograph of single Ge grains sputtered at 550 °C and crystallized at 750 mJ/cm<sup>2</sup>




Fig. 7. Grain size of location-controlled at different sputtered Ge temperatures

grain size is 5 μm.

Fig. 8 shows the microphotograph of single Ge grains sputtered at 100 °C and crystallized at 500 mJ/cm<sup>2</sup>. This figure confirms that single Ge grain is as large as 5 μm.

An important analysis needed to confirm crystalline struc-




Fig. 8. Microphotograph of single Ge grains sputtered at 100C and crystallized at 500 mJ/cm<sup>2</sup>




Fig. 10. Electron backscattering diffraction (EBSD) using grain filter size of 500 nm




Fig. 9. Electron backscattering diffraction (EBSD) using grain filter size of 100 nm

ture of the Ge layer is the electron backscattering diffraction (EBSD) of location-controlled Ge grain, as shown in figures 9 and 10. As shown from fig. 9, the Ge grain has single-crystalline structure, with planar defects generating from the grain filter holes, which are mainly  $\Sigma 3$  and  $\Sigma 9$ . Random grain boundaries are only on the edge of the grain where others grains collide. The crystalline quality of the Ge is also depending on the grain filter diameter. In fact, as shown in fig. 10, for 500 nm grain filter diameter, random grain boundaries are incorporated in the grains due to decreased filtering of grain in the grain filter.

#### IV. CONCLUSION

2D location control of Ge grain has been obtained by the  $\mu$ -Czochralski technology at low temperature of sputtered Ge down to 100 °C. The process window to obtain as large Ge grains as 8  $\mu$ m has been shown narrower than the case of silicon grains. Furthermore, it has been shown that single Ge grain has not random grain boundaries when a grain filter size of 100 nm has been used to obtain better filtering.

#### ACKNOWLEDGMENT

The authors are grateful to DIMES clean room and all process engineers. We express our special thanks to S. van Herp, J. Slabbekoorn, and B. Goudena of DIMES clean room.

#### REFERENCES

- [1] R. H. Reuss, B. R. Chalamala, A. Moussessian, M. G. Kane, A. Kumar, D. C. Zhang, J. A. Rogers, M. Hatalis, D. Temple, G. Moddel, B. J. Eliassin, M. J. Estes, J. Kunze, E. S. Handy, E. S. Harmon, D. B. Salzman, J. M. Woodall, M. A. Alam, J. Y. Murthy, S. C. Jacobsen, M. Oliver, D. Markus, P. M. Campbell, and E. Snow, *Proceeding of IEEE*, vol. 93, no. 7, July 2005
- [2] H. Watakabe, T. Sameshima, H. Kanno, and M. Miyao, *Thin Solid Film*, vol. 508, no. 1, pp. 315-317, Jun 2006.
- [3] V. Rana, R. Ishihara, Y. Hiroshima, D. Abe, S. Inoue, T. Shimada, J. W. Metselaar, and C.I.M. Beenakker, *IEEE Trans. on Electron Devices*, vol. 52, no. 12, Dec. 2005.
- [4] P. C. van der Wilt, B.D. van Dijk, G. J. Bertens, R. Ishihara, and C.I.M. Beenakker, *Appl. Phys. Lett.*, vol. 72, no.12, pp. 1819-22, Sep. 2001. Smith, *Electrochem. Solid-State Lett.*, 1, 1 (1998).
- [5] N. Matsuki, R. Ishihara, A. Baiano, Y. Hiroshima, S. inoue, and K. Beenakker, *Proceeding of The 14th International Display Workshops*, vol.2, pp. 489-492, 2007

**Alessandro Baiano** was born in Naples, Italy, in 1979. He received the M.S. degree (*cum laude*) in electronics engineering from the University of Naples, Federico II, Naples, Italy, in 2005, after completing his Master thesis within the Department of Microelectronics and Information Technology of the Royal Institute of Technology, Stockholm, Sweden, on analysis of deep-submicron fully depleted silicon-on-insulator MOSFETs. In October 2005, he joined the Faculty of Electrical Engineering, Mathematics and Computer Science, Delft University of Technology, Delft, The Netherlands, where he is currently pursuing the Ph.D. degree within the Laboratory of Electronic Components, Technology and Materials of Delft Institute of Microsystems and Nanoelectronics (DIMES). His research interests include fabrication, characterization and modeling of high-performance single-grain thin-film transistors and circuit applications.