

# Dielectric properties of Hot Wire CVD silicon nitride applied in a-Si TFTs

Z.S. Houweling<sup>1</sup>, V. Verlaan, R. Bakker, C.H.M van der Werf, Y. Mai, and R.E.I. Schropp

**Abstract**—A high density amorphous silicon nitride ( $\text{SiN}_x$ ) film, deposited at 3 nm/s, has been integrated in a-Si TFTs to study its performance as gate dielectric. Using HWCVD for both the  $\text{SiN}_x$  gate dielectric and the a-Si channel, leads for this stack to a total deposition time of less than 4 minutes. Analysis of these “all hot wire” TFTs shows an initial threshold voltage of 1.7 V, an on/off ratio of  $10^6$  and a mobility of  $0.4 \text{ cm}^2/\text{Vs}$  after a forming gas anneal. A threshold voltage shift is observed after bias stressing however, this is likely caused by charge trapping in the  $\text{SiN}_x$ .

$\text{SiN}_x$  films with various compositions ( $1.1 < \text{N/Si} < 1.6$ ) have been incorporated in metal-insulator-semiconductor (MIS) structures. Current-voltage (I-V) and capacitance-voltage (C-V) measurements have been performed. In addition the root-mean-square (*rms*) roughness and mechanical stress was measured. For N-rich films ( $\text{N/Si} > 1.33$ ) the trapped and fixed charges are up to ten times smaller than for more Si-rich films ( $\text{N/Si} < 1.33$ ). The static dielectric constant appeared to be independent of the composition ( $\epsilon = 6.3$ ). For N-rich films breakdown fields exceed 6 MV/cm. The mechanical stress is below 300 MPa and the *rms* roughness decreases with N/Si ratio. Thus, rapidly deposited “all hot wire” TFTs already show good performance, although more N-rich  $\text{SiN}_x$  as gate dielectric is expected to improve both the mobility and stability.

**Index Terms**— Dielectric properties, Hot wire CVD, Mechanical stress, Silicon nitride, Thin Film Transistors.

## I. INTRODUCTION

Thin film amorphous silicon nitride ( $\text{SiN}_x$ ) is an insulating material of increasing interest to photovoltaic (PV) technology and integrated circuit (IC) technology. Thin film  $\text{SiN}_x$  has been shown to be an excellent defect passivating anti-reflection coating and encapsulation layer in crystalline silicon (c-Si) solar cells [1-5], plastic electronics [6,7] and organic light emitting diodes (OLEDs) [8].  $\text{SiN}_x$  is also applied as moisture resistant barrier coating [9] in electronic circuitry [10,11] and as insulating gate dielectric in Si thin film transistors (TFTs) [12-15].

A conventional way to deposit thin films of  $\text{SiN}_x$  at a large scale is by using a plasma deposition method such as plasma enhanced chemical vapor deposition (PECVD). However, a method like PECVD has a number of limitations such as film damage and dust formation due to the use of a

plasma [16]. A plasma-free and thus fundamentally different deposition technique is available and has been attracting much interest. This technique is the hot wire chemical vapor deposition (HWCVD) technique, also known as Hot Filament (HF) CVD or Cat-CVD.

The HWCVD technique uses the catalytic decomposition of source gasses on 2D catalyst metallic filaments. HWCVD is plasma-free and thus does not share the plasma related limitations and furthermore it is an ultra fast deposition technique [17] with high gas utilization efficiencies [18]. HWCVD holds straightforward scalability to large area deposition without the need for additional frequency generators as in methods that use a plasma.

The HWCVD technique for thin film deposition of a-Si and  $\text{SiN}_x$  is well suitable for thin film transistor (TFT) fabrication because for economic production of TFTs for active matrix applications, it is highly desirable to have high deposition rates and good gas utilization. It has been reported that TFTs with thermally grown  $\text{SiO}_2$  on c-Si as gate dielectric and HWCVD a-Si as conducting channel, are electronically more stable than when the a-Si is made with PECVD [19,20]. Because the a-Si conducting channel can be made with HWCVD, a suitable alternative for the gate dielectric layer is  $\text{SiN}_x$  which can also be made with HWCVD. The application of this very fast and easy scalable technique for all layers decreases processing time greatly. A disadvantage of PECVD is that it leads to  $\text{SiN}_x$  materials that are too porous and too H-rich at high N concentration [21]. Furthermore it has been shown that in HWCVD  $\text{SiN}_x$  the hydrogen is mainly bonded to nitrogen atoms and only a small amount is present in the Si-H configuration [22]. This low amount of Si-H bonds is an advantage for the use as sidewall and liner material in ultra large-scale integrated circuits p-type metal-insulator-semiconductor (p-MIS ULSI) transistors. This is the case because H, coming from the  $\text{SiN}_x$  at the sidewalls, can create defects at the gate/gate-insulator interface [23].

TFTs exclusively made with HWCVD have been investigated in the past and showed good performance and stability [24,25]. In this paper we report on “all hot wire TFTs” with amorphous hydrogenated  $\text{SiN}_x$  as gate dielectric made at a very fast rate of 3 nm/s

Nishizaki *et al.* [15] showed that a-Si TFTs made with HWCVD, show high stability upon bias stressing and that the threshold voltage shift is due to charge trapping in the  $\text{SiN}_x$  only. To quantify trapped charges and to optimize the HWCVD  $\text{SiN}_x$  deposited at high deposition rates ( $\sim 3 \text{ nm/s}$ ), we have determined the mechanical stress, the root-mean-square (*rms*) roughness and the dielectric properties including


<sup>1</sup>Utrecht University, Faculty of Science, Department of Physics and Astronomy, SID - Physics of Devices, P.O. Box 80 000, 3508TA Utrecht, the Netherlands.  
email: [Z.Houweling@phys.uu.nl](mailto:Z.Houweling@phys.uu.nl)

fixed and trapped charges of HWCVD  $\text{SiN}_x$  for various compositions.

## II. EXPERIMENTAL DETAILS

### Depositions

The depositions described in this paper are performed in a four-filament hot wire reactor that is part of an ultra high vacuum multi chamber system (PASTA) [26]. A schematic drawing of the reactor is shown in figure 1.



**Fig. 1** Schematic drawing of the hot wire CVD reactor. Precursor gases for  $\text{SiN}_x$  deposition are ammonia ( $\text{NH}_3$ ) and silane ( $\text{SiH}_4$ ).

As source gasses, pure silane ( $\text{SiH}_4$ ) and ammonia ( $\text{NH}_3$ ) are used for  $\text{SiN}_x$  deposition. For a-Si:H only pure  $\text{SiH}_4$  is used. Thus, for both types of materials no hydrogen dilution is used. The source gasses are catalytically decomposed at tantalum filaments held at  $2100^\circ\text{C}$  for a- $\text{SiN}_x$ :H and  $1850^\circ\text{C}$  for a-Si:H. The substrate is heated by radiation from the filaments only, to a temperature of about  $450^\circ\text{C}$  for  $\text{SiN}_x$  and  $250^\circ\text{C}$  for a-Si:H. The filaments are placed 3 cm above the substrate. In this laboratory system, a shutter is situated between the sample and the wires to control the duration of the deposition. A square showerhead gas inlet was used, which creates a uniform deposition area of  $5 \times 5 \text{ cm}^2$ .

### Measurements

The composition of the HWCVD  $\text{SiN}_x$  films is represented by the atomic N/Si ratio, for which the  $x$  in  $\text{SiN}_x$  stands. The atomic N/Si ratio has been determined by Elastic Recoil Detection (ERD) analysis [27], which has recently been carefully calibrated by Rutherford Back Scattering (RBS) [28]. A value of  $\text{N/Si} = 1.33$  represents stoichiometric silicon nitride ( $\text{Si}_3\text{N}_4$ ). Due to intrinsic stress in a  $\text{SiN}_x$  film, the film-substrate structure shows curvature. When the film-substrate structure cools down after deposition, the difference in thermal expansion coefficient of the film and the substrate, causes additional thermal stress. To quantify the total stress

from the curvature of the film-substrate structure, we follow the approach given by Glang et al. [29], for HWCVD  $\text{SiN}_x$  films this method is explained in more detail in [30].

To investigate the dielectric properties of  $\text{SiN}_x$  films with structural composition of  $1.1 < \text{N/Si} < 1.6$ , metal-insulator-semiconductor (MIS) structures are made. n-Type c-Si Czochralski wafers ( $\epsilon_s = 11.9$ ) are used with resistivities of  $1\text{-}5 \ \Omega\text{cm}$ . Aluminum (Al) is evaporated on the backside of the wafer as Ohmic contact. Al dots ( $0.16 \text{ cm}^2$ ), are evaporated as front contact. Current-voltage (I-V) measurements were performed to determine the electric breakdown field, which is defined as the field when the current density is  $J_{\text{break}} = 10^{-6} \text{ A/cm}^2$ . Capacitance-voltage (C-V) measurements are performed with a voltage sweep speed of  $0.4\text{-}0.9 \text{ V/s}$ , a signal frequency of 1 MHz and a bias voltage that is swept between  $-40 \text{ V}$  and  $+40 \text{ V}$ . The small signal capacitance is measured using a differential voltage with an amplitude of 20 mV, which is superimposed on the bias voltage that sweeps from inversion to accumulation and back. Quantities are determined from the C-V curves following the treatment of Sze [31].

## III. RESULTS AND DISCUSSION

### TFTs with HWCVD $\text{SiN}_x$ and HWCVD a-Si

Thin film amorphous  $\text{SiN}_x$  made with HWCVD has a maximum in mass density and a minimum in hydrogen concentration at an atomic N/Si ratio of 1.3 [17]. For this reason this material is tested in TFTs. Trilayer TFT structures in bottom gate staggered configuration have been made, the structure is shown in figure 2. The structure consists of HWCVD  $\text{SiN}_{1.3}$  (made at  $3 \text{ nm/s}$ ), HWCVD a-Si:H (made at  $1 \text{ nm/s}$ ) [32] and  $\mu\text{c-Si:H}$  highly doped n-layers. For the  $\text{SiN}_x/\text{a-Si:H}$  stack this leads to a total deposition time of less than 4 minutes.

We maintained a high  $\text{SiH}_4$  utilization efficiency of 77%, despite the much higher flow rates that are necessary to obtain the high  $\text{SiN}_x$  deposition rate [16]. The utilization efficiency for the less expensive ammonia is under these conditions 7%. The depositions were performed at Utrecht Solar Energy Laboratory (USEL) on Corning 1737 glass with pre-patterned Cr gates as provided by Japan Institute of Advanced Science and Technology (JAIST). After deposition of the HWCVD films, the photolithographic structuring was performed at JAIST. Unfortunately, it was necessary to introduce an air break between the  $\text{SiN}_x$  deposition and the a-Si:H deposition, which most likely puts an upper limit on the achievable mobility. In these first experiments, the  $\text{SiN}_x$  gate insulation was made thick (400 nm) to avoid electrical breakdown of  $\text{SiN}_x$ . The result is that no pinholes have been found within the matrix made (86 TFTs) but the S-value is rather large. Analysis shows that these “all hot wire” TFTs have an on/off ratio of  $10^6$  and a mobility of  $0.4 \text{ cm}^2/\text{Vs}$  after a forming gas anneal, the transfer characteristics of the TFTs were measured three times [14].




Fig. 2 Schematic diagram of the tri layer structure made by USEL and JAIST.

The threshold voltage is slightly increased in the direction of more positive gate voltage after each measurement and amounts to  $V_{th} = 1.7 - 2.4$  V. The  $V_{th}$  shift can be caused by charge trapping and is dependent on the composition of the  $SiN_x$  dielectric in the case of plasma-deposited films [33]. A study of the defect density and bond structure specifically for hot wire deposited  $SiN_x$  was performed at JAIST [15]. The present TFTs show that the HWCVD  $SiN_{1.3}$ , deposited at 3 nm/s, is already suitable for application in TFTs. To determine whether  $N/Si = 1.3$  is the optimal  $N/Si$  ratio, stress, *rms* roughness and electrical measurements are performed.

#### Mechanical stress and rms roughness in HWCVD $SiN_x$

For our HWCVD  $SiN_x$  films the intrinsic stress is tensile for  $SiN_x$  depositions with  $1.2 < N/Si < 1.6$ . The thermal stress in a  $SiN_x$  film is constant with stoichiometry and amounts to -240 MPa (compressive) for films deposited at 450°C. Figure 3 shows the total stress as a function of HWCVD  $SiN_x$  composition.




Fig. 3 Total mechanical stress as a function of atomic N/Si ratio. For the investigated range of compositions the stress is tensile.

A linear dependence is found with for the most N-rich samples the highest amount of total stress. For layers with  $N/Si = 1.2$ , the tensile stress becomes as low as 16 MPa. This stress is much lower than reported for near stoichiometric PECVD  $SiN_x$  coatings [34-37]. Low stress in thin films is also important in micro-electro-mechanical (MEMS) applications,

plastic electronics and when TFTs are deposited on thin polymer foil.

The root-mean-square (*rms*) roughness measured on 300 nm thick  $SiN_{1.3}$  layers is about 1 nm, which is necessary for high field-effect mobility in thin film transistors, for more N-rich layers ( $N/Si > 1.4$ ) even lower *rms* values of 0.5 nm are found.

#### Dielectric properties of HWCVD $SiN_x$

In Figure 4, the results of the C-V measurements as a function of the layer composition are shown for a range of films with  $1.1 < N/Si < 1.6$ . In the top graph the static dielectric constant ( $\epsilon$ ) is shown, it is deduced from the accumulation capacitances of the MIS structures.





Fig. 4 Static dielectric constant, number of trapped charges and total fixed charges as a function of atomic N/Si ratio.

The middle graph shows the behavior of  $N_{traps}$ , which is the number of shallow interface traps (trapped charges) as is determined from the backward sweep in the hysteresis in the C-V characteristics. The bottom graph shows  $N_{fix}$ , which is the number of fixed charges, which includes fixed, mobile and surface state charges.  $N_{fix}$  is determined from the flat band voltage and is assumed to be homogeneously distributed in the  $SiN_x$  film. We deduced a lowest fixed silicon nitride charge density of  $6.2 \times 10^{16} \text{ cm}^{-3}$  and a lowest fast trapped charge density of  $1.3 \times 10^{10} \text{ cm}^{-2}$  for N-rich films with  $N/Si \geq 1.45$ . For  $N/Si = 1.3$  the fixed charges and trapped charges appear to have a maximum and for  $N/Si < 1.3$  the charges decrease again but are still ten times as large as for the N-rich films.

I-V measurements were performed on the MIS structures. The normalized currents ( $J_{break} = 10^{-6} \text{ A/cm}^2$ ) versus the breakdown fields are shown in Figure 5. The MIS structures show no breakdown for  $SiN_x$  films with  $N/Si \geq 1.45$  and  $d > 174$  nm. For films thinner than 174 nm the structures always seem to show shunting. Also for MIS structures with  $SiN_{1.25}$  and  $d = 400$  nm there is no electrical breakdown observed.



**Fig. 5** Normalized current versus electric breakdown field for two MIS structures.

The breakdown fields obtained hence exceed 5.9 MV/cm. Other groups also report that  $\text{SiN}_x$  films with higher N/Si have higher breakdown fields but also report higher static dielectric constants as the layers become more N-rich [38,39], while we report a roughly constant value for the static dielectric constant. Breakdown fields for PECVD or HWCVD  $\text{SiN}_x$  of 2-6 MV/cm have been reported [38,40,41]. In order to meet the requirements for a good gate dielectric, the  $\text{SiN}_x$  material has to withstand electric fields of  $\geq 2$  MV/cm [38], and thus the HWCVD  $\text{SiN}_x$  films also qualify for TFT applications in this respect.

#### IV. CONCLUSIONS

It has been demonstrated that HWCVD  $\text{SiN}_x$  layers, deposited at 3 nm/s, can be applied in TFTs. Combined with hot wire deposited a-Si:H at 1 nm/s, this leads to a total deposition time of less than 4 minutes for the  $\text{SiN}_x/\text{a-Si:H}$  stack. The silane gas utilization shows a high value of 77%. No pinholes have been found within the TFT matrix made (86 TFTs). The mobility of these a-Si:H TFTs is  $0.4 \text{ cm}^2/\text{Vs}$  after a forming gas anneal. The TFTs have a  $V_{th}$  of 1.7 – 2.4 V and an on/off ratio of  $10^6$ .

Stress measurements reveal that with the HWCVD method,  $\text{SiN}_x$  can be deposited possessing very low mechanical stress. The stress is 16 MPa (tensile) for layers with N/Si = 1.2 and up to a still low value of  $\sim 300$  MPa (tensile) for very N-rich layers (N/Si = 1.56). The *rms* roughness is smaller for N-rich films than for Si-rich films. In this respect,  $\text{SiN}_x$  in the range of  $1.2 < \text{N/Si} < 1.6$  meets the requirements for electro-mechanical (MEMS) applications, plastic electronics, and TFT deposition on thin polymer foil.

For films with N/Si < 1.3 both the number of trapped and fixed charges are ten times as large as for the N-rich films with N/Si  $\geq 1.45$ . A dielectric constant of  $\epsilon = 6.3$  and high dielectric breakdown fields exceeding 5.9 MV/cm show the potential for  $\text{SiN}_x$  to be incorporated in electronic circuitry.

#### ACKNOWLEDGMENT

We thank Wim Arnold Bik for all support with the ion beam analysis.

#### REFERENCES

- [1] C.H.M. van der Werf, H.D. Goldbach, J. Löffler, A. Scarfo, A.M.C. Kylner, B. Stannowski, W.M. Arnold Bik, A. Weeber, H. Rieffe, W.J. Soppe, J.K. Rath, and R.E.I. Schropp. *Thin Solids Films*. **501** (2006) 51.
- [2] W. Soppe, H. Rieffe, and A. Weeber. *Progress in Photovoltaics: Research and Applications* **13** (2005) 551–569.
- [3] B. Hoex, A.J.M. van Erven, R.V.M. Bosch, W.T.M. Stals, M.D. Bijker, P.J. van den Oever, W.M.M. Kessels, and M.C.M. van de Sanden. *Progress in Photovoltaics: Research and Applications* **13** (2005) 705.
- [4] J.K. Holt, D.G. Goodwin, A.M. Gabor, F. Jiang, M. Stavola, and H.A. Atwater. *Thin Solid Films*. **430** (2003) 37
- [5] V. Verlaan, C.H.M. van der Werf, Z.S. Houweling, H. F. W. Dekkers, I. G. Romijn, A. W. Weeber, H.D. Goldbach, and R.E.I. Schropp. In press. *Prog. Photovolt.* DOI: 10.1002/ppv.760.
- [6] K. Cherenack, A. Kattamis, K. Long, I.C. Cheng, S. Wagner, and J.C. Sturm. *MRS proc.* **936** (2006) 7-12.
- [7] J. Huang, M. Lee, C. Tsai, and Y. Yeh. *Jpn. J. Appl. Phys.* **46** (2007) 1295
- [8] *Exhibition Directory 14th FPD Manufacturing Technology Expo and Conf., Tokyo* (2004) 187.
- [9] A. Masuda, H. Umemoto and H. Matsumura. *Thin Solid Films* **501** (2006) 149 – 153
- [10] R. Wolf, K. Wandel, and C. Boeffel. *Plasma Processes and Polymers*. **4**, Issue S1, S185 - S189 (2007)
- [11] G. Kaltentpoth, W. Siebert, X-M Xie, F. and Stubhan. *Soldering & Surface Mount Techn.*, **13**, 3 (2001) 12-15(4)
- [12] Y. Lin, C. Chen, J. Shieh, Y. Lee, C. Pan, C. Chen, J. Peng, and C. Chao. *Appl. Phys. Lett.* **88** (2006) 233511.
- [13] A.T. Hatzopoulos, N. Arpatzani, D.H. Tassis, C.A. Dimitriadis, F. Templier, M. Oudwan, and G. Kamarinos. *J. Appl. Phys.* **100** (2006) 114311.
- [14] R.E.I. Schropp, S. Nishizaki, Z.S. Houweling, V. Verlaan, C.H.M. van der Werf, and H. Matsumura, *accepted for publication in Solid State Electronics* 2007.
- [15] S. Nishizaki, K. Ohdaira, and H. Matsumura, *13<sup>th</sup> Int. Display Workshop*, Vol. 2, Dec. 7; (2006) AMDp-3.
- [16] R.E.I. Schropp. *Jpn. J. Appl. Phys.* **45** (2006) 4309
- [17] V. Verlaan, Z.S. Houweling, C.H.M. van der Werf, H.D. Goldbach, and R.E.I. Schropp. *MRS Proc.* **910** (2006) 61-66.
- [18] S.G. Ansari, H. Umemoto, T. Morimoto, K. Yoneyama, A. Izumi, A. Masuda, and H. Matsumura. *Thin solid films*. **501** (2006) 31
- [19] J. K. Rath, F.D. Tichelaar, H. Meiling and R.E.I. Schropp, *MRS. Proc.* **507** (1998) 879
- [20] H. Meiling and R.E.I. Schropp, *Appl. Phys. Lett.* **70** (1997) 2681
- [21] S. Hasegawa, L. He, Y. Amano, and T. Inokuma. *Physical Review B* **48** (1993) 5315.
- [22] V. Verlaan, C.H.M. van der Werf, W.M. Arnold Bik, H.D. Goldbach, and R.E.I. Schropp. *Physical Review B* **73** (2006) 195333.
- [23] A. Akasaka, *Extended Abstracts of the 4<sup>th</sup> Int. Conf. on Hot wire CVD Process*, Takayama, Japan (2006).
- [24] M. Sakai, T. Tsutsumi, T. Yoshioka, A. Masuda, and H. Matsumura. *Thin Solid Films* **395** (2001) 330
- [25] B. Stannowski, J.K. Rath, and R.E.I. Schropp. *Thin Solid Films* **395** (2001) 339
- [26] R.E.I. Schropp, K.F. Feenstra, E.C. Molenbroek, H. Meiling, and J.K. Rath, *Philos. Mag B* **76** (1997) 309
- [27] W.M. Arnold Bik and F.H.P.M. Habraken. *Rep. Prog. Phys.* **56** (1993) 859
- [28] W.K. Chu, J.W. Mayer, and M.A. Nicolet. *Backscattering Spectrometry*. Academic, New York, (1978)
- [29] R. Glang, R.A. Holmwood, and R. L. Rosenfeld. *Rev. Sci. Instr.* **36** (1965) 7
- [30] Z.S. Houweling, V. Verlaan, C.H.M. van der Werf, H.D. Goldbach, and R.E.I. Schropp. *MRS Proc.* **989** (2007) A4.5
- [31] S.M. Sze, *Physics of Semiconductor Devices*, Wiley, London, (1969) 425-504.
- [32] R.E.I. Schropp, M.K. van Veen, C.H.M. van der Werf, D.L. Williamson, and A.H. Mahan. *MRS Proc.* **808** (2004) A8.4
- [33] M.J. Powell, C. van Berkel, and J.R. Hughes. *Appl. Phys. Lett.* **54** (1989) 1323
- [34] W. A. P. Claassen, W. G. J. M. Valkenburg, W. M. v. d. Wijgert, and M. F. C. Willemsen. *Thin Solid Films* **129** 3-4 (1985) 239-247

- [35] A. Masuda, H. Umemoto, and H. Matsumura. *Thin Solid Films* **501** 149 (2006).
- [36] A.J.M. van Erven, R.C.M. Bosch, W.T.M. Stals, C.H. Kant, R. Backer, and M.D. Bijker. *Proc. 21<sup>th</sup> Photovoltaic Solar energy Conference. Dresden.* (2006) 1371
- [37] L. Vanzetti, M. Barozzi, D. Giubertoni, C. Kompocholis, A. Bagolini, and P. Bellutti. *Surf. Interface Anal.* **38** (2006) 723.
- [38] A. Sazonov, D. Stryahilev, A. Nathan, and L. D. Bogomolova, *J. Non-Cryst. Sol.*, 299–302 (2002) 1360–1364
- [39] L.J. Quinn, S.J.N. Mitchell, B.M. Armstrong, and H.S. Gamble, *J. Non-Cryst. Sol.* **187** (1995) 347-352
- [40] B. Stannowski, M.K. van Veen, and R.E.I. Schropp. *MRS Proc.* **664** (2001) A17.3
- [41] F. Liu, S. Ward, L. Gedvilas, B. Keyes, B. To, and Qi Wanga. *J. Appl. Phys.* **96**, 5 (2004) 2973