

Impact of the Ge Content and the Epitaxial Thickness on the Bandgap Shrinkage Induced Leakage Current of Recessed $\text{Si}_{1-x}\text{Ge}_x$ Source/Drain Junctions

M. Bargallo Gonzalez^{1,2,a}, E. Simoen¹, B. Vissouvanadin¹, N. Thomas¹, N. Taleb¹, P. Verheyen¹, A. Hikavyi¹, F. E. Leys¹, O. Richard¹, R. Loo¹, C. Claeys^{1,2}, V. Machkaoutsan³, P. Tomasini⁴, S.G. Thomas⁴, J.P. Lu⁵ and R. Wise⁵

¹IMEC, Kapeldreef 75, B-3001 Leuven, Belgium

²EE Dept., KU Leuven, B-3001 Leuven, Belgium

³ASM Belgium, Kapeldreef 75 B-3001 Leuven, Belgium

⁴ASM America, 3440 East University Dr., Phoenix, AZ

⁵Texas Instruments, 13121 TI Blvd, Dallas, TX 75243

[a**barga@imec.be**](mailto:barga@imec.be)

Abstract—The purpose of this paper is to evaluate the impact of process-induced stress on the generation current for fully-strained $\text{Si}_{1-x}\text{Ge}_x$ S/D junctions. The Ge content of the compressively strained SiGe epitaxial layer plays a key role in the tensile stress levels present in the underlying Si substrate. I-V measurements were employed to further investigate the leakage current enhancement due to the stress-induced bandgap narrowing in the Si depletion width when no extended defects are formed. An empirical approach is proposed to describe the Ge content dependence of the bandgap-shrinkage induced leakage current. An increase of the intrinsic carrier concentration as a function of the stress levels in the Si depletion layer adjacent to the S/D region is observed. This increase is consistent with literature values. Moreover, the role of the epi layer thickness in the generation current is also discussed.

Index Terms—Area leakage current, bandgap shrinkage, generation current, SiGe Source/Drain junctions, strain engineering,

I. INTRODUCTION

FOR strained channel pMOSFETs, a uniaxial compressive stress in the channel is induced by a selective epitaxial growth of $\text{Si}_{1-x}\text{Ge}_x$ in recessed source/drain (S/D) regions [1]. In order to improve the transistor performance, an important factor to consider is the uniaxial stress level in the channel which yields a hole mobility enhancement and boosts the drive current. Higher channel stress levels can be achieved by increasing the Ge content and the epi layer thickness in the S/D regions. However, a major concern when increasing the Ge concentration is the strain relaxation process, often leading to a lower hole mobility enhancement, through the formation

of misfit and threading dislocations (Fig. 1), and which significantly degrades the device performance.

The analysis of recessed SiGe S/D-substrate diode characteristics [2,3] is a useful technique to assess the epitaxial quality. The reverse p^+n diode current is a highly sensitive method, on the one hand, to investigate the presence of electrically active defects in the depletion region, which reduce the generation lifetime and enhance the generation current and, on the other, to evaluate the tensile stress in the Si depletion region, which reduces the bandgap and increases the leakage.




Fig. 1. TEM cross-section of a SiGe/Si interface of a recessed S/D junction. Some extended defects are observed at the interface.

The aim of this work is to investigate the effect of the Ge content and the epitaxial thickness on the bandgap shrinkage-induced leakage current in the regime where no strain-relaxation processes are present.

II. EXPERIMENTAL

The recessed SiGe S/D junctions were fabricated on 200mm Czochralski silicon wafers. Active diode regions were defined by shallow trench isolation (STI) followed by an n-well implantation. The trenches of the S/D regions were fabricated between 40 and 80 nm etch depth, and were refilled by in-situ highly boron-doped SiGe epitaxial layers with a Ge content of 20% and 30%, using an ASM Epsilon[®] 2000 reactor. The layers were capped with a 25 nm Si_{0.8}Ge_{0.2} top layer. Dopant activation was achieved using a 1050°C spike anneal. The process was continued with a nickel silicidation of the contacts and a Cu backend. It should be noted that the junction depth is located around the SiGe/Si interface. Therefore, the depletion width will be mainly located in the low-doped region of the junction, which resides in the Si substrate.

The diode I-V characteristics were performed between -2V and 1V at room temperature on four square and rectangular diodes with different perimeter/area (P/A) ratio. The area of the different diodes ranges from 100 to 5000 μm², while the perimeter varies from 40 to 5200 μm. The perimeter and area leakage current components (J_P and J_A, respectively) have been extracted at fixed reverse bias from the slope and intercept of the reverse current density J_R versus perimeter/area ratio plot, given by (1) [4,5]. This approach is valid when corner and parasitic components can be neglected.

$$\frac{I_R}{A} = J_A + \frac{P}{A} J_P \quad (1)$$

A good linear correlation has been observed, emphasizing that the leakage current sources are uniformly distributed across the wafer. The measurements were verified for five different dies per wafer.

No dislocations were detected by Nomarski optical microscopy, showing no evidence of relaxation in the studied samples.

III. STRESS ANALYSIS

The lattice constants of Si_{1-x}Ge_x alloys are larger than for Si. The difference in the lattice parameter creates a biaxial in-plane compressive stress on the layer and a tensile extension perpendicular to the interface. The biaxial in-plane stress or lattice mismatch stress (σ), is given by the standard elasticity theory as [6]:

$$\sigma = [2G(1 + \nu)/(1 - \nu)]\varepsilon \quad (2)$$

where ε is the elastic strain and G is the shear modulus and ν the Poisson ratio of the Si_{1-x}Ge_x epi layer. The mismatch stress σ is proportional to the elastic strain ε, which can be expressed as function of the mismatch strain f, the dislocation density ρ and the active component of the Burger's vector b_{eff} as [7]:

$$|\varepsilon| = f - \rho b_{eff} \quad (3)$$

It should be noticed in (3), that a decrease of the total strain at the Si_{1-x}Ge_x/Si interface is expected when plastic relaxation processes take place through the formation of misfit and threading dislocations at the interface and in the epi layer, respectively. Another important parameter to consider is the critical thickness h_c [6,7], at which the relaxation becomes energetically favored.

The interest of this work is focused on the analysis of the impact of the stress on the induced bandgap shrinkage. Therefore, this study will consider only the fully-strained case, where no relaxation occurs. In this case, the misfit parameter associated with a Si_{1-x}Ge_x epi layer on Si describes the elastic strain and can be expressed as [6,7]:

$$f_m(x) = \frac{a_{SiGe} - a_{Si}}{a_{Si}} \quad (4)$$

Where a_{SiGe} and a_{Si} are the lattice parameters of Si_{1-x}Ge_x and Si respectively. Vegard's law describes a_{SiGe} as a function of the %Ge content as [6,7]:

$$a_{SiGe} = a_{Si} + \frac{x}{100} \cdot (a_{Ge} - a_{Si}) \quad (5)$$

A more accurate approach, in which is considered the mismatch strain at 300K, is given by [6]:

$$f(x) = 0.041 \frac{x}{100} \quad (6)$$

Using standard values for Si_{1-x}Ge_x alloys (G=64GPa and ν=0.28), high mismatch stress levels are obtained for fully-strained Si_{1-x}Ge_x/Si(100) heterostructures (Fig. 2). On the other hand, no impact of the epi layer thickness on the mismatch stress levels is expected for fully-strained Si_{1-x}Ge_x S/D junctions.




Fig. 2. Predictions of the %Ge content dependence of the mismatch stress for fully-strained Si_{1-x}Ge_x/Si(100) heterostructures.

According to elasticity theory [8], the compressive biaxial in-plane stress in the $\text{Si}_{1-x}\text{Ge}_x$ epitaxial layer will translate into reactive forces on the top of the underlying silicon substrate (Newton's third law) leading to a biaxial tensile stress on top of the bulk silicon. The biaxial tensile stress present in the Si depletion region will be mainly responsible for the induced leakage current. The minimization of the elastic energy will lead to zero strain on the substrate far away of the heterostructure.

IV. BANDGAP SHRINKAGE INDUCED GENERATION CURRENT AT 300K

A. Theoretical Basis of the p-n Junction Characteristics

The total area leakage current density J_A , can be expressed as the sum of the generation component J_{gbA} and the diffusion component J_{dA} :

$$J_A = J_{gbA} + J_{dA} \quad (7)$$

The effect of the diffusion component at room temperature is usually small and can be neglected. Therefore, the reverse current density will be mainly dominated by the generation processes in the depletion region, for junctions that are not too shallow and at 300 K. According to the Shockley-Read-Hall (SRH) theory, the generation current density is given by [9,10]:

$$J_{gbA} = \frac{qn_i W}{\tau_{gSRH}} \quad (8)$$

where q is the elementary charge, τ_{gSRH} the generation lifetime, W the depletion width, and n_i the intrinsic carrier concentration. The intrinsic carrier concentration is connected with the semiconductor bandgap E_g as [11]:

$$n_i = \sqrt{N_C N_V} e^{-E_g/2kT} \quad (9)$$

where N_C and N_V are the effective density of states in the conduction and valence band respectively, and $k=8.617 \times 10^{-5} \text{ eV/K}$ is the Boltzmann constant.

In the next sections, the effect of the stress on the generation current for fully-strained $\text{Si}_{1-x}\text{Ge}_x/\text{Si}(100)$ heterostructures will be analyzed assuming no impact of the stress levels on the τ_{gSRH} .

B. Stress Effect on the Depletion Width

The width of the space-charge region W is a function of the built-in junction potential V_0 and the junction voltage V as

$$W \propto \sqrt{(V_0 - V)} \quad (10)$$

where V_0 is logarithmically dependent on n_i^{-2} . Therefore, the W dependence on the stress will be small compared with

variations on n_i , and can be assumed to first order approximation as a constant.

C. Stress Effect on the Intrinsic Carrier Concentration

No significant variation with biaxial tensile stress of the density of states and of the effective masses of Si is expected [12]. The effect of the stress on the intrinsic carrier concentration n_i can be determined by considering the effects of the stress on the energy band structure. The ratio of densities with and without strain $\gamma(\epsilon)$ for Si can be expressed as follows (11) [13]:

$$\frac{n_i^2}{n_0^2} = \frac{p_n}{p_0} = \frac{n_p}{n_{p0}} = \frac{1}{6} \left[\exp\left(\frac{\Delta E_{v1}}{kT}\right) + \exp\left(\frac{\Delta E_{v2}}{kT}\right) \right] \times \left[\exp\left(-\frac{\Delta E_{c1}}{kT}\right) + \exp\left(-\frac{\Delta E_{c2}}{kT}\right) + \exp\left(-\frac{\Delta E_{c3}}{kT}\right) \right] = \gamma_v(\epsilon) \quad (11)$$

where ΔE_C is the change in the energy minima of the conduction level under stress, and ΔE_v is the change in the energy on the heavy and light hole valence levels under stress. At high stress levels γ_v is linked with the stress as [14]:

$$\gamma_v = C_1 e^{C_2} \quad (12)$$

where C_1 depends on the stress orientation, and C_2 depends on the stress orientation and the stress level. It is well known that hydrostatic strain (dilatation stress) is mainly responsible for the bandgap shrinkage ΔE_g [15], thus taking into account as first approach that the stress is only affecting the bandgap:

$$C_2 = \frac{\Delta E_g}{kT} \quad (13)$$

Therefore n_i can be described as:

$$n_i = \sqrt{N_C N_V} e^{-E_g^0/2kT} e^{\Delta E_g/2kT} \quad (14)$$

As a result, an increase of the generation current due to the bandgap narrowing by a factor $e^{\Delta E_g/2kT}$ is expected at 300K (Fig. 3).




Fig. 3. Predictions of the bandgap shrinkage induced generation current for fully-strained $\text{Si}_{1-x}\text{Ge}_x/\text{Si}(100)$ heterostructures at 300K.

V. RESULTS AND DISCUSSION

According to the area leakage current density plots of Fig. 4 and Fig. 5, an increase of one decade is observed for every 9% Ge content for fully-strained $\text{Si}_{1-x}\text{Ge}_x/\text{Si}$ heterostructures. This observation, consistent with the proposed model, points to the fact that the epi layer thickness has no marked impact on the stress levels in the Si depletion region for the thickness range studied (40-80 nm).




Fig. 4. Area leakage current density at -1V and 300K, for recessed $\text{Si}_{1-x}\text{Ge}_x$ S/D junctions with 82 nm recess depth. The strain relaxation was evaluated by Nomarski microscopy. An increase of one decade per 9% of Ge content is observed.




Fig. 5. Area leakage current density at -1V and 300K, for recessed $\text{Si}_{1-x}\text{Ge}_x$ S/D junctions with 60 nm recess depth. The strain relaxation was evaluated by Nomarski microscopy. An increase of one decade per 9% of Ge content is observed.

The experimental results were obtained from fully-strained $\text{Si}_{1-x}\text{Ge}_x$ S/D junctions ($20 < x < 30$ with three different recess depths). The exponential dependence observed in Fig. 4 and Fig. 5 enables the extraction of an empirical modeling (15) to quantify the stress-induced bandgap narrowing on the Si depletion width in the regime when no relaxation occurs. An uncertainty of 9.5% is obtained.

$$\Delta E_g = 12.7x \text{ meV} \quad (15)$$

The bandgap narrowing derived for the Si depletion region is 0.14meV/MPa. This value is in perfect agreement with previously reported data [15,16]. As observed in Fig. 6, an increase of more than two and three decades of the generation current is obtained for the splits with 20% and 30% Ge content, respectively.




Fig. 6. Bandgap shrinkage induced generation current for fully-strained $\text{Si}_{1-x}\text{Ge}_x/\text{Si}(100)$ heterostructures at 300K.

The analysis of the ratio of the minority carrier density with stress to the unstressed carrier density versus stress in Si (Fig. 7) is obtained from (12)-(15). A similar tendency to previously published results is observed [13].




Fig. 7. Ratio of the minority carrier density with stress to the unstressed carrier density for the underlying silicon substrate at 300K as a function of the compressive stress.

VI. CONCLUSIONS

In summary, a one decade increase of the bandgap-shrinkage induced leakage was measured for every 9% of Ge content in the study of fully-strained $\text{Si}_{1-x}\text{Ge}_x$ S/D junctions. No significant dependence of the epi layer thickness in the

range 40-80 nm on the stress levels of the Si depletion region was observed in the regime where no plastic relaxation occurs. An empirical approach has been developed to quantify the bandgap narrowing due to the tensile stress levels in the Si depletion region. A reduction of 0.14meV/MPa of the Si bandgap was found and is in perfect agreement with literature. Finally, an empirical approach was proposed to describe the Ge content dependence of the bandgap shrinkage induced leakage current.

REFERENCES

- [1] M.L. Lee, E.A. Fitzgerald, M.T. Bulsara, M.T. Currie and A. Lochtefeld, "Strained Si, SiGe, and Ge channels for high-mobility metal-oxide-semiconductor field-effect transistors", *J. Appl. Phys.*, vol. 97, pp. 011101, 2005.
- [2] E. Simoen, M.B. Gonzalez, G. Eneman, P. Verheyen, A. Benedetti, H. Bender, R. Loo and C. Claeys, "Germanium content dependence of the leakage current of recessed SiGe source/drain junctions", *J. of Mater. Sci: Mater. in Electron.*, vol. 18, pp. 787, 2007.
- [3] C. Claeys, M.B. Gonzalez, G. Eneman, P. Verheyen, H. Bender, R. Schreutelkamp, L. Washington, F. Nouri and E. Simoen, "Leakage current control in recessed SiGe source/drain junctions", *J. Electrochem Soc.*, vol. 154, no. 9, pp. H814, 2007.
- [4] J. Vanhellefont, E. Simoen, A. Kaniava, M. Libezny and C. Claeys, "Impact of oxygen related extended defects on silicon diode characteristics", *J. Appl. Phys.*, vol. 77, pp. 5669, 1995.
- [5] A. Czerwinski, E. Simoen, C. Claeys, K. Klima, D. Tomaszewski, J. Gibki and J. Katcki, "Optimized diode analysis of electrical Si substrate Properties", *J. Electrochem. Soc.*, vol. 145, no. 6, pp. 2107, 1998.
- [6] R. Hull, "Misfit strain accommodation in SiGe heterostructures" in *Germanium Silicon: Physics and Materials*. R. Hull and J.C. Bean, eds., Semiconductor and Semimetals Series, vol. 56, pp. 102, Academic Press, San Diego, CA, 1998.
- [7] S.C. Jain and W. Hayes, "Structure, properties and applications of Ge_xSi_{1-x} strained layers and superlattices", *Semicond. Sci. Technol.*, vol. 6, pp. 547, 1991.
- [8] L.A. Zepeda-Ruiz, D. Maroudas and W.H. Weinberg, "Theoretical study of the energetics, strain fields, and semicoherent interface structures in layer-by-layer semiconductor heteroepitaxy", *J. Appl. Phys.*, vol. 85, pp. 3677, 1999.
- [9] L.M. Giovane, H.C. Luan, A.M. Agarwal and L.C. Kimerling, "Correlation between leakage current density and threading dislocation density in SiGe p-i-n diodes grown on relaxed graded buffer layers", *Appl. Phys. Lett.*, vol. 78, pp. 541, 2001.
- [10] G. Eneman, E. Simoen, R. Delhougne, P. Verheyen, R. Loo and K. De Meyer, "Influence of dislocations in strained Si/relaxed SiGe layers on n⁺/p-junctions in a metal-oxide-semiconductor field-effect transistor technology", *Appl. Phys. Lett.*, vol. 87, pp. 192112, 2005.
- [11] M.A. Green, "Intrinsic concentration, effective densities of states, and effective mass in silicon", *J. Appl. Phys.*, vol. 67, no. 6, pp. 2944, 1990.
- [12] S. Richard, N. Cavassilas, F. Aniel and G. Fishman, "Strained silicon on SiGe: Temperature dependence of carrier effective masses", *J. Appl. Phys.*, vol. 94, pp. 5088, 2005.
- [13] J.J. Wortman, J.R. Hauser and R.M. Burger, "Effect of mechanical stress on p-n junction device characteristics", *J. Appl. Phys.*, vol. 35, pp. 2122, 1964.
- [14] J.J. Wortman and J.R. Hauser, "Effect of mechanical stress on p-n junction device characteristics. II. Generation-recombination current", *J. Appl. Phys.*, vol. 37, pp. 3527, 1966.
- [15] Y. Sun, S.E. Thompson and T. Nishida "Physics of strain effects in semiconductors and metal-oxide-semiconductor field-effect transistors", *J. Appl. Phys.*, vol. 101, pp. 104503, 2007.
- [16] P. Smeys, P.B. Griffin, Z.U. Rek, I.D. Wolf and K.C. Saraswat., "The influence of oxidation-induced stress on the generation current and its impact on scaled device performance", *IEDM Tech. Dig.*, 1996, pp. 709, 1996.
- [17] L. Kleinman, "Deformation potentials in silicon. I. Uniaxial strain", *Phys. Rev.*, vol. 128, pp. 2614, 1963.