

# Electrical Characterization of Layer-Exchange Solid-Phase Epitaxy Si Diode Junctions

Y. Civale, R. Mary-Joy, L. K. Nanver

**Abstract**—This paper describes the experimental conditions leading to fabrication of  $p^+n$  junctions using a recently-reported selective growth of high quality crystalline Si. The controllability of the growth location and dimensions, practically unchanged when the downscale is reduced to the sub-micron range, makes possible the formation of near-ideal junctions, the electrical characteristics of which are presented in this paper. An remarkable ideality factor of about 1.05 is reliably achieved, near ideal saturation current and breakdown voltage were also obtained, demonstrating the high quality of the SPE Si growth obtained at temperature as low as 400°C.

**Index Terms**—Al-doping, elevated contacts, elevated source / drain, low-ohmic contacts, low-temperature processing, nanodevices, p-n-p bipolar junction transistors, selective epitaxial growth, solid-phase epitaxy, ultra-shallow junctions.

## I. INTRODUCTION

LOW-temperature Si growth techniques [1,2] have received a lot of attention recently due to their potentials for a wide range of applications, such as thin film transistors [3] and elevated source/drain fabrication for CMOS transistors [4]. Different approaches have been investigated such as excimer-laser-assisted recrystallization [5,6], selective solid-phase epitaxial regrowth [7] or, for more aggressive downscaling, semiconducting nanowires formation [8-10]. Many successful studies have been reported. However, many issues are still associated with most of the techniques such as the quality and crystallinity of the as-fabricated Si thin films, the thermal budget in relationship to transient-enhanced diffusion (TED) of already-implanted dopants, or the compatibility with existing process flows. Therefore, innovative high-quality Si formation techniques still needed.

We recently proposed a solid-phase epitaxy (SPE) fully CMOS-compatible process based on Si epitaxial deposition from physical vapor-deposited amorphous Si ( $\alpha$ -Si) through aluminum transport layer [11]. This technique is characterized by maximum processing temperatures of 400°C, which is a temperature range where TED effects are avoided [12]. The technique has been successfully applied for the formation of SPE Si-based nanoscale devices [13].

The authors are with the Laboratory of Electronic Components, Technology and Materials, Delft Institute of Microsystems and nanoElectronicS – DIMES, Delft University of Technology, Feldmannweg 17, 2628 CT Delft, The Netherlands; Tel: +31 (0)15 27 82185; Fax: +31 (0)15 26 22163; E-mail: y.civale@dimes.tudelft.nl.

In this paper, we present a series of fully characterized p-n diodes, the  $p^+$  regions of which were formed by aluminum-doped SPE Si grown at 400°C. In particular, temperature-dependent current-voltage and breakdown voltage measurements were performed. The results show a near-ideal electrical behavior, indicating a high-quality crystalline SPE-Si material for a wide range of junction areas.

## II. EXPERIMENTS

### A. SPE Si Island Formation

The sequence of the SPE growth of Si islands in contact windows through silicon dioxide ( $\text{SiO}_2$ ) to Si substrate is illustrated in Fig. 1.




Fig. 1. The solid-phase epitaxy sequence. (1) Thermal oxidation (2) Contact window definition through  $\text{SiO}_2$ . (3) Al/ $\alpha$ -Si PVD deposition and patterning. (4) Crystal growth (5) Coverage of SPE-Si island with Al. (6) Contacting of the SPE-Si based through-wafer diode. The dashed line represents the edges of the depletion region in the lightly n-doped substrate.

A 30-nm-thick layer of  $\text{SiO}_2$  was first thermally grown on a mono-crystalline  $\langle 100 \rangle$  Si substrate. In the case of sub-500-nm-wide contact windows diodes, a silicon nitride ( $\text{SiN}_x$ ) spacer technology [14], mature in our research laboratory, has

been used: a 300-nm-thick low-pressure chemical-vapor-deposited silicon dioxide (LPCVD SiO<sub>2</sub>) was formed and contact windows were patterned using conventional optical lithography. Anisotropic plasma etching through the LPCVD SiO<sub>2</sub> to the thermal silicon dioxide was used to obtain contact windows of about 0.7 – 0.8 μm wide. The size of the contact windows was then reduced by using silicon nitride (SiN<sub>x</sub>) spacers as follows: a 400-nm-thick layer of low-stress low-pressure chemical vapor deposited (LPCVD) SiN<sub>x</sub> was deposited at 850°C and anisotropically plasma etched with C<sub>2</sub>F<sub>6</sub> to leave spacers of about 300 nm wide. This reduced the width of the contact window mask to the region of 200 nm. The SiN<sub>x</sub> spacers served as a hard mask to selectively plasma etch the remaining thermal oxide with a mixture of C<sub>2</sub>F<sub>6</sub> / CHF<sub>3</sub> and applying a soft landing on the Si substrate. Once the contact windows opened, the native SiO<sub>2</sub> mainly induced by the cleaning and etching steps, was removed by dip-etching in HF 0.55% for 4 min before the transfer to the metallization module. A thin layer of aluminum was then deposited from an Al target containing 1% Si by physical vapor deposition (PVD) at room temperature. Optionally, a thin amorphous silicon (α-Si) layer was then deposited in the same PVD system. Annealing was performed at 400°C, which is far below the 577°C eutectic point of the Al/Si alloy. It is a well-known phenomenon in IC fabrication that the Si in the Al precipitates on the underlying substrate during annealing, with a preference for epitaxial deposition on the c-Si rather than poly-crystallite deposition on the surrounding oxide. For sub-200 nm wide contact windows, enough Si precipitates from a 0.6-μm-thick Al (containing 1% Si) layer to fill the window. For larger contact windows, our experiments showed that extra Si for filling the windows could be supplied from the sputtered α-Si that, upon annealing, diffuses into the Al. The resulting SPE island is indicated in Fig. 2, where the Al also has been removed.




Fig. 2. SEM micrograph of an SPE filled 1.2×1.2 μm<sup>2</sup> contact window. The thickness of the SPE-Si island is 100 nm.

### B. SPE-Si p<sup>+</sup>-n diode

The p<sup>+</sup>-n SPE-Si-based diodes were formed through-wafer using the grounded Si wafer backside. The electrical characterization of the diodes was done using Agilent 4156C Precision Semiconductor parameter analyzer and Cascade probe station with a hot chuck to investigate temperature dependent measurements.




Fig. 3. Current-voltage characteristics for 1×1 μm<sup>2</sup> diode, as the measurement temperature is varied between 25°C and 125°C. The slope of the ideal region remains practically unchanged for a large range of temperature.

The reproducibility of the obtained measurements was very good for a large range of junction area, however, for clarity, the results presented below are representative of all the measurements performed on p<sup>+</sup>-n devices with junction areas of 1×1 μm<sup>2</sup> and 200×200 nm<sup>2</sup>. In Fig. 3 are presented the temperature dependence current-voltage (I-V) characteristics in the case of 1×1 μm<sup>2</sup>-wide SPE Si diode. The measured diodes show a low leakage current indicating a low-defect density Si substrate / SPE Si island growth interface.

The I-V characteristics for the 200×200 nm<sup>2</sup> junction area diodes are shown in Fig 4.




Fig. 4. Current-voltage characteristics for 200×200 nm<sup>2</sup> diode, as the measurement temperature is varied between 25°C and 125°C.

It can be clearly seen that the behavior of the diode is not affected by the downscaling of the p<sup>+</sup>-n junction area. The ideality factor n, for both junction areas, was then calculated from the slope of the forward-bias I-V characteristics in the linear region and is presented in Figure 5. A remarkable value of 1.05 for the p<sup>+</sup>-n diodes has been reliably measured for both 1×1 μm<sup>2</sup> and 200×200 nm<sup>2</sup> wide junction. Temperature-dependent I-V diode measurements also indicate a practically ideal saturation current as function of junction area, with a current ratio of about 5 which is in good agreement with previously reported results on the dominance of perimeter dependence current on the area dependent current for p<sup>+</sup>-n diode of similar size [15].

The SPE Si islands are doped with Al at level higher than the solid-solubility reported in the literature corresponding to the growth temperature, i.e., 2×10<sup>18</sup> cm<sup>-3</sup> at 400°C [16]. For planar diodes, the breakdown voltage is theoretically mainly dependent of the doping of the lightly n-Si region, in our case 2×10<sup>15</sup> cm<sup>-3</sup>. Figure 6 shows the reverse bias characteristics of p<sup>+</sup>-n diodes with junction area of 1×1 μm<sup>2</sup>. The breakdown voltage at 25°C was measured to be approximately 70 V which is in good agreement with the expected theoretical value.




Fig. 5. Measured saturation current for two diode areas versus temperature. The saturation current of the 1×1 μm<sup>2</sup> diode is about 5 times higher than that of the 200×200 nm<sup>2</sup> diode because the junction perimeter current dominates over the area dependent current. A noteworthy low ideality factor of about 1.05 is obtained over the whole temperature range.

### III. CONCLUSION

In this study, we reported high-quality p<sup>+</sup>-n diodes characteristics obtained by a low temperature aluminum-induced SPE growth mechanism. Diodes having a junction area of 1×1 μm<sup>2</sup> and 200×200 nm<sup>2</sup> were fully-characterized and showed a near-ideal electrical behavior. Particularly, it was demonstrated that the downsizing of the junction area does not affect the junction behavior and the ideality factor remains remarkably low. Comparison of the saturation current shows near-ideal electrical behavior, the 1×1 μm<sup>2</sup> wide p<sup>+</sup>-n

junction has 5 times higher value than 200×200 nm<sup>2</sup>, which is in good agreement with the electrical behavior of small p<sup>+</sup>-n junction, in which the forward current is mainly driven by the perimeter current. The breakdown voltage of 1×1 μm<sup>2</sup> at 25°C was found to be about 70 V, which is also in agreement with theoretical value expected from p<sup>+</sup>-n diodes with such a doping profile.




Fig. 6. The measured reverse-bias diode characteristics for 1×1 μm<sup>2</sup> SPE Si device. A breakdown voltage of about 70 V was measured at temperature of 25°C.

### ACKNOWLEDGMENT

The authors would like to acknowledge the DIMES-ICP group for their support with processing. This research is supported by the Dutch Foundation for Fundamental Research on Matter (FOM).

### REFERENCES

- [1] D. He, J. Y. Wang, and E. J. Mittemeijer, *J. Appl. Phys.*, **97**, 093524, pp. 1 – 9, 2005.
- [2] J. Y. Wang, D. He, Y. H. Zhao, and E. J. Mittemeijer, *Appl. Phys. Lett.*, **88**, 6, pp. 19 101, 2006.
- [3] C.-J. Su, H.-C. Lin, and T.-Y. Huang, in *IEEE Electron Device Lett.*, **27**, 7, pp 582, 2006.
- [4] R. El Farhane, A. Pouydebasque, C. Laviron, P. Morin, F. Arnaud, P. Stolk, F. Bœuf, T. Skotnicki, D. Bensahel and A. Halimaoui, in *Proc. 34<sup>th</sup> ESSDERC*, 2004, pp. 133 – 136.
- [5] S. H. Jain P. B. Griffin, J. D. Plummer, S. McCoy, J. Gelpey, T. Selinger, and D. F. Downey, in *IEEE Trans. Electron Devices*, vol. 52, pp. 1610 – 1615, 2005.
- [6] K.-I Goto, T. Yamamoto, T. Kubo, M. Kase, Y Wang, T. Lin, S. Talwar, and T. Sugii, in *IEDM Tech. Dig.*, 1999, pp. 931 – 933.
- [7] A. T. Tilke, M. Rochel, J. Berkner, S. Rothenhausser, K. Stahrenberg, J. Wiedemann, C. Wagner, and C. Dahl, in *IEEE Trans. Electron Devices*, vol. 51, pp. 1101 – 1107, 2004.
- [8] E. P. A. M. Bakkers, J. A. Van Dam, S. De Franceschi, L. P. Kouwenhoven, M. Kaiser, M. Verheijen, H. Wondergem and P. Van der Sluis, *Nature Mat.*, vol. 3, pp. 769 – 773, 2004.
- [9] K. A. Dick, K. Deppert, T. Mårtensson, B. Mandl, L. Samuelson and W. Seifert, *NanoLett.*, vol. 5, no. 4, pp. 761 – 764, 2005.
- [10] N.-K. Song, M.-S. Kim, Y.-J. Pyo, and S.-K. Joo, in *IEEE Electron Device Lett.*, vol. 27, no. 11, pp. 899 – 901, 2006.

- [11] Y. Civale, L. K. Nanver, P. Hadley, E. J. G. Goudena, and H. Schellevis, in *IEEE Electron Device Lett.*, vol. 27, no. 5, pp. 341 – 343, 2006.
- [12] Y. Civale, L. K. Nanver, P. Hadley, H. W. van Zeijl, E.J.G. Goudena, and H. Schellevis, *MRS Spring Meeting Proceedings*, San Francisco, CA, USA, 2006, 0940-P05-04.
- [13] Y. Civale, L. K. Nanver, and H. Schellevis, in *IEEE Trans. NanoTechn.*, vol. 6, no. 2, pp. 196 – 200, 2007.
- [14] H. W. van Zeijl and L. K. Nanver, *Proc. 20th International Symposium on Microelectronics Technology and Devices*, Florianópolis, Brazil, 2005.
- [15] V. Gonda, T. L. M. Scholtes, and L. K. Nanver, *Proc. STW/SAFE*, Veldhoven, The Netherlands, 2005, pp. 88 – 91.
- [16] F. A. Trumbore, *Bell Syst. Tech. J.*, vol. 39, p. 205, 1960.